Abstract:In this paper, a floating capacitance multiplier including two multioutput differential voltage current conveyors, two grounded resistors, and a grounded capacitor is proposed. The proposed floating capacitance multiplier can realize high capacitor values with two small-valued resistors. It is more suitable for integrated circuit technology because it has only grounded passive components without needing any critical passive component matching conditions. Its performances are examined with several simulations using the SPICE program. As an application example, a third-order notch filter using three resistors and three capacitors is given.
Introduction
Large-valued capacitors that have good linearity and accuracy are used in many analog integrated circuits such as fully integrated phase-locked loops, sample-and-hold data systems, and radio frequency building blocks [1, 2] . Metal-to-poly and metal-to-metal capacitors possess good linearity. However, they suffer from bigger fractional die areas for many standard silicon-based technologies [3, 4] . Thus, active device-based capacitance multiplier design is used to obtain large-valued capacitors for standard silicon-based technology. There are a number of capacitance multiplier circuits implemented with some active devices such as operational amplifiers [5, 6] , second-generation current conveyors (CCIIs) or current-controlled current conveyors (CCCIIs) [7] [8] [9] [10] [11] [12] [13] [14] [15] [16] [17] , operational transconductance amplifiers (OTAs) [18] [19] [20] , current follower transconductance amplifiers (CFTAs) [21] , tunable four terminal floating nullors (TFTFNs) [22] , current-controlled differential difference current conveyors (CCDDCCs) [23] , differential voltage current conveyors (DVCCs) [24] [25] [26] [27] [28] [29] , fully differential voltage and current gained second-generation current conveyors (FD VCG-CCIIs) [30] , differential voltage current conveyor transconductance amplifiers (DVCCTA) [31] , voltage differencing current conveyors (VDCCs) [32] , and current controlled current conveyor transconductance amplifier (CCCCTAs) [33] . Some previously published capacitance multipliers [5, 10, 13, 17, 24] need large-valued resistors for large-valued capacitors. The other capacitance multipliers [9, 12, 16, [18] [19] [20] [21] [22] [23] 27, 28] require large currents to obtain large capacitor values. However, the proposed floating capacitance multiplier can realize large capacitor values with two small-valued resistors. The dynamic range of OTAs using bias currents is limited and therefore OTA-based capacitance multipliers have dynamic range problems [9] . The CCIIs and DVCCs [34] , which have larger linearity and dynamic range, are attractive devices for obtaining capacitance multipliers. However, the conventional CCIIs are not convenient active blocks for building differential inputs. DVCCs have differential signal operation capability due to differential inputs. Capacitance multiplier designs with DVCCs are also easy and versatile [26] . A floating capacitance multiplier designed with two MODVCCs, two grounded resistors, and a grounded capacitor is proposed in this study. The proposed floating capacitance multiplier can be constructed with one MODVCC, one plus-type CCCII (CCCII+) [35] , one tunable resistor [36] [37] [38] , and a grounded capacitor, while the multipliers given in [5, 10, 12, 13, 17, 24, 28, 32] are designed with three or more passive components. The proposed floating capacitance multiplier does not require any critical passive component matching conditions. Some simulations with the SPICE program are performed to show the performance of the proposed capacitance multiplier.
The proposed floating capacitance multiplier
A DVCC can be easily realized by grounding the Y 3 terminal of the differential difference current conveyor (DDCC) [39] , which has the properties of both a differential difference amplifier (DDA) and a CCII. The nonideal representation block of a multiple-output DVCC (MODVCC) and its internal structure are given in Figures 1  and 2 , respectively. In nonideal conditions, a MODVCC can be defined by the following matrix equation: 
By using a single pole model [40] , frequency-dependent nonideal current gains α , γ , and η and nonideal voltage gains β and ρ given in Eq. (1) can be defined as follows:
Internal structure of the MODVCC obtained from the ones in [34] and [39] .
DC nonideal current gains are described as The internal structure given in Figure 2 is obtained from the ones in [34] and [41] . The proposed floating capacitance multiplier is shown in Figure 3 . The input terminals of the circuit in [24] are taken from the X and Z/Y terminals while input terminals of the proposed one are taken from only the Z/Y terminals.
If only the X terminal parasitic resistor R Xi ( i= 1, 2) of the i th DVCCs is taken, the matrix equation is obtained as follows:
[
Similarly, if only Z and Y terminal parasitic impedances of the DVCCs are taken, the matrix equation is obtained as below:
In Eq. (4), C Zi+ (i = 1, 2) and R Zi+ are the parasitic capacitor and parasitic resistor of the Z+ terminal of the ith DVCCs, respectively.R Zij− (j = 1, 2) and C Zij− are the parasitic resistor and parasitic capacitor of
Figure 3. The proposed floating capacitance multiplier circuit.
the j th Z-terminal of the i th DVCC. Furthermore, C Y ij is the parasitic capacitor of the j th Y terminal of the i th DVCC. If only nonideal gains are taken into account, the matrix equation is obtained as follows:
Here, the equivalent capacitor (C eq ) can be calculated as C /(1 -R 1 / R 2 ) in ideal conditions. It is seen from the matrix equation in Eq. (5) that there are not any extra undesired series or parallel impedances due to nonideal gains. The operation frequency of the proposed capacitance multiplier given in Figure 2 can be calculated as f
. From Eqs. (3) and (4), the frequency limitations [24] can be written as
and
. It is observed from the above that the proposed capacitance multiplier has restrictions at high frequencies. The proposed capacitance multiplier and some other capacitance multiplier circuits are compared in Table 1 .
Third-order filter application of the proposed capacitance multiplier
A twin-T notch filter [42] can be used as a feedback element in amplifiers, oscillators, and some other general purposes. The passive twin-T notch filter given in Figure 4 is chosen as an application for the proposed floating capacitance multiplier.
The transfer function (TF) for the twin-T notch filter given in Figure 4 can be obtained as follows:
Coefficients a 3 , a 2 , a 1 , a 0 , b 3 , b 2 , b 1 , and b 0 of TF in Eq. (6) are calculated as follows: 
If the passive components are chosen as C 1 = 2 C , C 2 = C 3 = C , R 3 = R 4 = R , and R 5 = R / 2, the TF and the center rejection frequency ( f 0 ) of the twin-T notch filter are respectively obtained as:
The proposed capacitance multiplier can be constructed by commercially available active devices as declared in [43] .
Simulation results and discussions
In order to examine the performances of the proposed capacitance multiplier, some simulations by the SPICE program are achieved where 0.13 µ m IBM CMOS technology parameters are used. Transistor sizes of the internal structure in Figure 2 are given in Table 2 For the proposed floating capacitance multiplier given in Figure 3 , simulations are performed by grounding the second terminal. The selected passive component values and the evaluated capacitance values are given in Table 3 .
The capacitance value change with small-valued resistors of the proposed capacitance multiplier is shown in Figure 5 . It is seen from Figure 5 that the operating frequency range of the proposed capacitance multiplier decreases for large multiplication factors. The proposed capacitance multiplier can increase the capacitance value up to 40 times. An electronically tunable grounded resistor [38] and a CCCII+ [44] are replaced instead 
of R 1 and the second MODVCC, respectively. Also, R 1 and R 2 are removed. Transistor sizes for the CMOS implementation of the CCCII+ [44] are given in Table 4 . Transistor sizes for the electronically tunable grounded resistor are chosen as follows:
Simulation results for the constructed capacitance multiplier with one MODVCC, one CCCII, one tunable resistor, and a grounded capacitor are given in Figure 6 . On the other hand, the symmetrical DC power supply voltages for the CCCII+ and tunable resistor are chosen as ± 0.75 V. Control currents of the CCCII+ are varied between 0.8 µ A and 12 µ A. C e q1 = 60pF C e q2 = 80pF C e q3 = 100pF C e q4 = 140pF C e q5 = 220pF C e q6 = 320pF C e q7 = 400pF
Magn tude , ohm and CCCII [44] .
In order to demonstrate the performance of the proposed floating capacitance multiplier, the proposed capacitance multiplier is replaced instead of each of the passive capacitors in the twin-T notch filter given in Figure 4 . Passive component values for the passive and active twin-T notch filters are given in Table 5 . The simulation results prove that the proposed capacitance multiplier shows good performance. The phase and gain simulation results for the twin-T notch filter given in Figure 4 are shown in Figure 7 . The center rejection frequency is calculated as 38.8 kHz. The calculated value and obtained value from Figure  7 for f 0 are close to each other. Circuit noise is undesirable for analog and digital systems. It is a cause of the deterioration of system accuracy [45] . Noise simulation results are given in Figure 8 for the twin-T notch filter. A sinusoidal signal with 50 mV peak is applied to the twin-T notch filter at 8.8 kHz and 165 kHz frequencies separately. The obtained output signals corresponding to the input signal at 8.8 kHz and 165 kHz are given in Figure 9 . Total harmonic distortion (THD) results are given in Figure 10 . THD for the twin-T notch filter is under 4% for the sinusoidal input signals between 5 mV and 92 mV peak at 165 kHz and for the sinusoidal input signals between 5 mV and 104 mV peak at 8.8 kHz. The total power dissipations are 1.29 mW and 3.91 mW for the proposed capacitance multiplier and the twin-T notch filter, respectively. The power dissipation of the twin-T notch filter application is a low value when compared to the filter applications given in [16, 24, 27, 28] . The theoretical and simulation results are close to each other but the small difference between them can be attributed to nonidealities of the MODVCC.
Conclusion
A floating capacitance multiplier employing two MODVCCs, two grounded resistors, and a grounded capacitor is proposed. The proposed floating capacitance multiplier can realize large capacitor values with two small-valued resistors. It does not need any passive component matching conditions or cancellation constraints. Electronic controllability of the proposed floating capacitance multiplier can be achieved. The simulation results obtained with the SPICE program support the theory. The proposed floating capacitance multiplier configuration in this paper will be beneficial in a number of areas including communications and signal processing.
